onsemi 8.8ns CML, LVDS, LVPECL Delay Line, 24-Pin QFN

Κωδικός Προϊόντος της RS: 121-7908Κατασκευαστής: onsemiΚωδικός Κατασκευαστή: NB6L295MNG
brand-logo

Τεχνικό φυλλάδιο

Προδιαγραφές

Brand

onsemi

Logic Function

Delay Line

Input Signal Type

CML, LVDS, LVPECL

Output Logic Level

LVPECL, LVCMOS, LVTTL

Mounting Type

Surface Mount

Package Type

QFN

Pin Count

24

Total Number of Taps

256

Dimensions

4 x 4 x 0.95mm

Absolute Increment

0.01ns

Delay to First Tap

3.2ns

Maximum Operating Supply Voltage

3.6 V

Maximum Delay Time

8.8ns

Maximum Operating Temperature

+85 °C

Number of Independent Delay Inputs

2

Minimum Operating Supply Voltage

2.375 V

Minimum Operating Temperature

-45 °C

Χώρα Προέλευσης

Thailand

Λεπτομέρειες Προϊόντος

Delay Lines, On Semiconductor

Ideate. Create. Collaborate

JOIN FOR FREE

No hidden fees!

design-spark
design-spark
  • Download and use our DesignSpark software for your PCB and 3D Mechanical designs
  • View and contribute website content and forums
  • Download 3D Models, Schematics and Footprints from more than a million products
Click here to find out more

Ημερομηνία αποθέματος προσωρινά μη διαθέσιμη

Παρακαλούμε ελέγξτε ξανά αργότερα.

Ημερομηνία αποθέματος προσωρινά μη διαθέσιμη

€ 30,47

Μονάδας (Σε μία ράγα των 92) (Exc. Vat)Χωρίς Φ.Π.Α

€ 37,783

Μονάδας (Σε μία ράγα των 92) (Including VAT) Με Φ.Π.Α

onsemi 8.8ns CML, LVDS, LVPECL Delay Line, 24-Pin QFN

€ 30,47

Μονάδας (Σε μία ράγα των 92) (Exc. Vat)Χωρίς Φ.Π.Α

€ 37,783

Μονάδας (Σε μία ράγα των 92) (Including VAT) Με Φ.Π.Α

onsemi 8.8ns CML, LVDS, LVPECL Delay Line, 24-Pin QFN
Ημερομηνία αποθέματος προσωρινά μη διαθέσιμη

Ideate. Create. Collaborate

JOIN FOR FREE

No hidden fees!

design-spark
design-spark
  • Download and use our DesignSpark software for your PCB and 3D Mechanical designs
  • View and contribute website content and forums
  • Download 3D Models, Schematics and Footprints from more than a million products
Click here to find out more

Τεχνικό φυλλάδιο

Προδιαγραφές

Brand

onsemi

Logic Function

Delay Line

Input Signal Type

CML, LVDS, LVPECL

Output Logic Level

LVPECL, LVCMOS, LVTTL

Mounting Type

Surface Mount

Package Type

QFN

Pin Count

24

Total Number of Taps

256

Dimensions

4 x 4 x 0.95mm

Absolute Increment

0.01ns

Delay to First Tap

3.2ns

Maximum Operating Supply Voltage

3.6 V

Maximum Delay Time

8.8ns

Maximum Operating Temperature

+85 °C

Number of Independent Delay Inputs

2

Minimum Operating Supply Voltage

2.375 V

Minimum Operating Temperature

-45 °C

Χώρα Προέλευσης

Thailand

Λεπτομέρειες Προϊόντος

Delay Lines, On Semiconductor

Ideate. Create. Collaborate

JOIN FOR FREE

No hidden fees!

design-spark
design-spark
  • Download and use our DesignSpark software for your PCB and 3D Mechanical designs
  • View and contribute website content and forums
  • Download 3D Models, Schematics and Footprints from more than a million products
Click here to find out more