Technical Document
Specifications
Brand
STMicroelectronicsFamily Name
STM32F7
Package Type
LQFP
Mounting Type
Surface Mount
Pin Count
64
Device Core
ARM Cortex M7
Data Bus Width
32bit
Program Memory Size
512 kB
Maximum Frequency
216MHz
RAM Size
256 kB
USB Channels
1
Number of SPI Channels
5
Number of USART Channels
4
Typical Operating Supply Voltage
1.7 → 3.6 V
Number of I2C Channels
3
Number of UART Channels
4
Number of CAN Channels
1
Dimensions
10 x 10 x 1.45mm
Width
10mm
Height
1.45mm
Number of LIN Channels
0
Number of Ethernet Channels
0
Number of PCI Channels
0
Program Memory Type
Flash
Minimum Operating Temperature
-40 °C
Instruction Set Architecture
DSP
ADCs
3 x 12 bit
Length
10mm
Number of ADC Units
1
Maximum Operating Temperature
+85 °C
Product details
STM32F7 Series Microcontrollers, STMicroelectronics
The STM32F7xx microcontrollers are based on the high-performance ARM Cortex-M7 32-bit RISC core.
€ 14.72
€ 14.72 Each (Exc. Vat)
€ 18.25
€ 18.25 Each (inc. VAT)
Standard
1
€ 14.72
€ 14.72 Each (Exc. Vat)
€ 18.25
€ 18.25 Each (inc. VAT)
Standard
1
Stock information temporarily unavailable.
Please check again later.
Technical Document
Specifications
Brand
STMicroelectronicsFamily Name
STM32F7
Package Type
LQFP
Mounting Type
Surface Mount
Pin Count
64
Device Core
ARM Cortex M7
Data Bus Width
32bit
Program Memory Size
512 kB
Maximum Frequency
216MHz
RAM Size
256 kB
USB Channels
1
Number of SPI Channels
5
Number of USART Channels
4
Typical Operating Supply Voltage
1.7 → 3.6 V
Number of I2C Channels
3
Number of UART Channels
4
Number of CAN Channels
1
Dimensions
10 x 10 x 1.45mm
Width
10mm
Height
1.45mm
Number of LIN Channels
0
Number of Ethernet Channels
0
Number of PCI Channels
0
Program Memory Type
Flash
Minimum Operating Temperature
-40 °C
Instruction Set Architecture
DSP
ADCs
3 x 12 bit
Length
10mm
Number of ADC Units
1
Maximum Operating Temperature
+85 °C
Product details
STM32F7 Series Microcontrollers, STMicroelectronics
The STM32F7xx microcontrollers are based on the high-performance ARM Cortex-M7 32-bit RISC core.